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Electronics that conform to 3D surfaces are attracting wider attention from both academia and
industry. The research in the field has, thus far, focused primarily on showcasing the efficacy of
various materials and fabrication methods for electronic/sensing devices on flexible substrates. As
the device response changes are bound to change with stresses induced by bending, the next step
will be to develop the capacity to predict the response of flexible systems under various bending
conditions. This paper comprehensively reviews the effects of bending on the response of devices
on ultra-thin chips in terms of variations in electrical parameters such as mobility, threshold volt-
age, and device performance (static and dynamic). The discussion also includes variations in the
device response due to crystal orientation, applied mechanics, band structure, and fabrication pro-
cesses. Further, strategies for compensating or minimizing these bending-induced variations have
been presented. Following the in-depth analysis, this paper proposes new mathematical relations to
simulate and predict the device response under various bending conditions. These mathematical
relations have also been used to develop new compact models that have been verified by comparing
simulation results with the experimental values reported in the recent literature. These advances
will enable next generation computer-aided-design tools to meet the future design needs in flexible
electronics. VC 2017 Author(s). All article content, except where otherwise noted, is licensed under
a Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).
[http://dx.doi.org/10.1063/1.4991532]
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I. INTRODUCTION
The last decade has witnessed tremendous advances in
flexible and conformable electronics. Many applications
have benefited and numerous new applications will arise
from electronics that can bend and conform to three-
dimensional curvilinear shapes. For example, vital medical
devices (e.g., retinal implants, pacemakers, and prostheses),
intelligent clothing, flexible displays, robotics, and numerous
wearable gadgets, which are needed to enable advances in
emerging fields such as Internet of Things, robotics, and
healthcare, will all require bendable and conformable elec-
tronics.1–11 As for any new technology, the electronics over
bendable substrates has its own share of challenges, a few of
which (e.g., related to fabrication over large areas and inte-
gration on diverse flexible substrates12) have already
received significant attention. With the field advancing
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towards circuits and systems, the new set of challenges that
require attention are related to reliable and uniform operation
of flexible integrated circuits (ICs) under various bending
states. Numerous parameters such as the crystal structure of
the electronic substrate, the design of devices and circuits
and their layout with respect to various crystal axes, and the
energy band structure are affected by bending induced
stresses and strains through variations in electrical parame-
ters such as charge carrier mobility and threshold voltage.
The bending induced effects can bring significant deviation
in the response of flexible electronics from their designed
values and may influence their effective use in the target
application. Therefore, it is critical to understand the behav-
ior of devices and circuits under different bending conditions
and the interplay between mechanics, solid-state physics,
and electrical and electronic inputs. A few articles have
reported some of the stress-induced effects,13 but the model-
ling of such variations, for example, to enable future com-
puter aided design (CAD) tools, has not been reviewed so
far. This paper will fill this gap by using studies related to
electronic devices on ultra-thin chips (UTCs) made from sili-
con (Si). The goals of this survey paper are to: (1) review
various types of bending and related induced stresses experi-
enced by the UTCs and their analytical relationships.
Various deformation types, modes of stresses (static and
dynamic), surface orientations, device channel directions,
and gate electric fields are considered. While the primary
focus is on the bending-induced stress, the fabrication
process-induced effects are also discussed for the sake of
completeness; (2) review the impact of different types of
stresses on the DC behavior of electronic devices and gain
insights into energy band structure and transport properties;
(3) correlate the bending induced stress with the variations in
the output of devices and circuits; and (4) advance CAD
tools by presenting new compact models. The proposed
device models follow the comprehensive studies based on
changes in the electrical parameters of strained transistors.
The challenges in circuit simulation and implementation
have been identified. As flexible electronic systems are often
unconstrained during bending, the terms stress and strain are
used interchangeably throughout this paper.
A visual summary of this paper is given in Fig. 1. The
paper is organized as follows: Sec. II presents a historical
perspective of the field. The mechanical aspects of various
types of bending, including uniaxial, biaxial, and torsional
deformations, experienced by UTCs are presented in Sec.
III. Section IV describes the electrical behavior of Si resis-
tors and transistors during bending and the effect of bending-
induced stress on electrical parameters of devices on UTCs.
A survey of compact modeling of stress effects on comple-
mentary metal-oxide-semiconductor (CMOS) is given in
Sec. V followed by a detailed analysis of the stress effects at
the circuit-level given in Sec. VI. Finally, outlook and con-
cluding remarks are put forward in Sec. VII.
II. HISTORICAL PERSPECTIVE
From the historical perspective, the field of flexible elec-
tronics has grown exponentially as evidenced by the trend in
Fig. 2, which is based on the number of publications in this
FIG. 1. Graphical overview of this
review.
FIG. 2. Plots showing publications since 1991 in the field of flexible elec-
tronics (y-axis on the right side), piezoresistive effects in all types of devi-
ces, i.e., planar as well and non-planar (y-axis on left side), modeling of
devices responses in all types of devices after considering the piezoresistive
effect (y-axis on the left side), and the modeling of device responses in all
flexible electronic devices after considering the piezorsistive effect (y-axis
on the left side). The data were extracted from Web of Science by searching
keywords such as flexible electronics and modelling.
031101-2 Heidari, Wacker, and Dahiya Appl. Phys. Rev. 4, 031101 (2017)
field since the early 1990s. The stress/strain or the piezoresis-
tive effect related modeling of the response of devices based
on various semiconducting materials also has a similar trend
over the same period. However, until about 2005 the piezore-
sistive effect related studies were mainly based on electron-
ics on planar and non-flexible substrates and they were
carried out for different motivations—ranging from optimi-
zation of the fabrication process to enhancing the perfor-
mance. For example, substrate-induced (global) or process-
induced (local) uniaxial straining of Si, Ge-, and III-V (e.g.,
GaAs) alters the band structure so as to enhance the perfor-
mance of metal-oxide-semiconductor field-effect-transistors
(MOSFETs).14–22 A few review articles have covered
aspects such as uniaxial and biaxial strain on carrier mobility
in MOSFETs,23–26 with a theoretical analysis of the physics
of strained MOSFETs for different wafer surface orienta-
tions, channel directions, gate electric fields, and materi-
als.23,24,26 These studies have positive implications for
similar investigations in bendable or flexible electronics. For
example, they tell us that the mechanical stresses are not
always detrimental, as conventionally considered. When
applied in a controlled manner, the stresses or strain can also
enhance the device performance as happened during the tran-
sition from micro to nanotechnology when straining of Si
became an effective tool to attain improved device perfor-
mance.23,27–32 In fact, as explained in Sec. IV, the gains from
studies on stress related variations can be higher in the case of
flexible electronics as the stress-induced variations in device
performances could be exploited to predict more than the just
the response of devices under various bending conditions. For
example, the responses of devices spread on flexible substrates
carry a signature of the shape of the substrate, and mapping
these variations during bending could be exploited to obtain
more information about UTCs than just getting the electrical
responses. A combined outcome of these wide range of stud-
ies on stress/strain or piezoresistive effects has been a number
of methods that are either used to minimize or compensate
(e.g., when stress/strain is considered detrimental) the thermo-
mechanical stresses during the chip fabrication assembly and
packaging operations33–35 or methods to improve performance
or obtain more information about electronic substrate (e.g.,
when stress/strain adds value).
The modeling of piezoresistive and bending induced
effects in flexible electronics is relatively a new develop-
ment,36 as can be noted from Fig. 2. A few papers have
reported limited analysis related to the effects of externally
applied stresses on device modeling and simulation.37 These
include studies based on limited types of bending such as uni-
axial stress-induced effects and using them to propose com-
pact models and SPICE simulations.38,39 However, many
other stress effects such as those related to external applied
biaxial and shear stress are yet to be investigated. An in-depth
analysis of such effects and their modeling, as presented in
this review article, will consolidate the field and potentially
boost the research on this topic, which, at the current rate, is
expected to yield about 100 publications by the year 2020
(Fig. 2). A general theory about the effects of bending will
also enable new CAD tools which are needed to analyze bend-
able ICs prior to the manufacture and to develop mitigation
strategies. The optimum IC design for flexible electronics
requires complete understanding and accurate compact model-
ing of external-induced stress effects in complementary metal-
oxide-semiconductor (CMOS) devices.23
III. ULTRA-THIN CHIPS AND MECHANICAL BENDING
To understand the limits of reliable operation of UTCs,
it is important to examine their mechanical properties in
terms of bending strength, bending direction, thickness, and
defect formation and failure. UTCs with thicknesses <20 lm
have been explored by many groups to obtain a compact
high-performance flexible electronics by using techniques
such as post-process wafer thinning by grinding or chemical
etching30,40 (e.g., Circonflex process41) and porous Si (e.g.,
ChipfilmTM technology42). The strength of UTCs varies with
the methods adopted to obtain them.30,43 For example, the
15–20 lm thick plasma treated UTCs have the highest
strength of 2.34GPa and can bend to Rmin¼ 2.5mm. On the
other hand, the UTCs obtained by grinding and polishing can
be deformed up to Rmin¼ 33mm. The UTCs obtained with
the Dicing-by-Thinning process show the mechanical
strengths ranging between 1.5 and 1.9GPa for 70 lm thick
samples (and between 1.6 and 2.7GPa for 48 lm thick
die).44 The flexible electronic systems are fabricated either
(i) directly on flexible substrates (e.g., glass, steel, polyi-
mide)45–49 by processing methods such as batch50 and roll-
to-roll46,51–57 or (ii) first on rigid substrates using the existing
planar Si fabrication process and then transferred onto
mechanically compliant substrates such as flexible plastic/
polyimide foils.30,42 As mechanical properties of various
materials are different, the role they play in the variation of
device performance during bending could vary and this
needs to be considered as well.
The mechanical strength of UTCs could also vary with
the packaging type or with the degree of electronics present
on them. For example, the UTCs mounted on compliant pol-
ymers with epoxy glue or encapsulated between polymeric
layers can undergo multiple reversible bending and stretch-
ing.58–61 The 3-point bending [3PB, shown in Fig. 4(a)] tests
(initially developed to test thick samples for fracture
strength62–65) on 8 lm thick UTCs reveal a mechanical
strength of 3 GPa.66 Similar tests on UTCs embedded in
flexible foil substrates67 show an increase in fracture strength
of up to 190% and a higher curvature of bending—which
is up to 85% more than the UTCs which are not embedded
in flexible substrates.67 Similarly, the mechanical strength of
UTCs varies with the degree of electronics present on them.
For example, 4-point bending [4PB, shown in Fig. 4(b)] tests
have revealed that the blank (i.e., without active electronics)
UTCs are mechanically stronger than those with CMOS
circuitry.43,53,55,56
UTCs can experience different types of deformations
such as tension (the body is subjected to pull), compressive
(the body is under compression), shearing (when the external
load tends to make a part of the body to slide on the other
one), and torsional (when the external load tends to twist the
body around an axis).68 These deformation can be quantified
in terms of stresses and strains having components such as
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uniaxial, biaxial, and torsional, as shown in Fig. 3.68 Their
analysis in UTCs is essential to: (a) understand the strength
(the capacity to withstand strain and stress without breaking),
stiffness (how much the system deforms and how is the load
transferred within it), failure (mechanisms, causes, and
modes), and stability (reliability of the equilibrium) limits,
(b) design of multilayered structures such as 3D ICs, and (c)
accurately characterize the CMOS devices. Assuming plane
stresses, for a (x1, x2) plane the stress tensor can be
expressed as (engineering notation) as69
r ¼ r11 s12
s21 r22
 
; (1)
where rij (i¼ j) are the normal stress components and sij
(i 6¼ j) denote the shear stress components. These compo-
nents depend on the coordinate system and vary from point
to point inside the material.
In addition, residual internal stresses, developed during
fabrication, are also present as evident from the warpage in
UTCs.66,70,71 The mechanical properties of UTCs differ from
their bulk counterparts due to differences in processing, size,
material composition, and microstructure.72–74 A comparison
of Young’s modulus E and the Poisson’s ratio 68 of several
materials frequently used in flexible electronics [e.g., single-
crystal Si, hydrogenated amorphous (a-Si:H), hydrogenated
nanocrystalline Si (nc-Si:H), polycrystalline Si, Kapton
VR
, and
polyethylene naphthalate (PEN)] is given in Table I.75–82 The
experimental techniques that have been used to study mechan-
ical aspects of UTCs include (i) direct methods83,84 such as x-
ray diffraction85,86 and micro-Raman spectroscopy87,88 and
(ii) indirect methods based on measuring the curvature89 (e.g.,
optical interferometry,90 laser scanning,91,92 and microscope
image monitoring in real time43). The subsection below
presents the uniaxial and biaxial bending in UTCs.
A. Uniaxial bending of UTCs
Uniaxial deformation occurs when the applied bending
moment(s) deforms the UTC sample along an in-plane axis
[e.g., x1, as shown in Fig. 3(a)]. In the 3PB test, an external
load (uniformly distributed force F) is applied transversely
along the middle line of the chip [Fig. 4(a)], where the
induced uniaxial stress is maximum.93,94 For small deflec-
tions, the maximum uniaxial stress, calculated using beam
and plate bending theories, can be expressed as68,95,96
rmax11 ¼
3
2
 Fb
Bh2
; (2)
where F is the applied uniform distributed force, b is the dis-
tance between the two internal points (Fig. 4), and h and B
are the thickness and width of the plate, respectively. The
thinner the chips are the more they deform. The finite ele-
ment method (FEM) simulations indicate that the load-
deflection relationship is non-linear at large deforma-
tions.44,97,98 Not much has been reported in the literature
about the analytical models that capture the nonlinear rela-
tionship between loading force and maximum stress. The
4PB test is another alternative to characterize the UTCs,
which is preferred sometimes because of better load distribu-
tion between the supports to prevent the UTCs from failing
prematurely.99 In this case, each point of the cross-section
suffers both a rotation around the x2-axis and a displacement
along the x3-axis.
100 A uniform uniaxial stress r11 is induced
within the region between the two supports—tensile and
maximum at the top of the sample, compressive and maxi-
mum at the bottom surface, and zero at the position of the
neutral surface (red dashed line). In the case of UTCs, the
curvature becomes very large and non-linear effects also
appear. As a result, r11 is calculated as
101
r11 ¼ E  x3  1
R
¼ E  x3  @
2w=@x21
1þ @w=@x1ð Þ2
 3=2 ; (3)
where R is the radius of curvature, E shows the Young’s
Modulus, and w is the beam displacement. The parameters
are measured experimentally43 or determined theoretically
from FEM simulations102 and x3 is the coordinate along the
out-of-plane direction.
In the case of UTCs packaged or embedded in thin
foils,103 several other factors, including increased thickness
and the bonding/embedding, influence the bendability as
compared to the blank or stand-alone dies. The controlled
bending of such chips during characterization is achieved by
FIG. 3. Distortion of the central-surface
of an ultra-thin chip because (a) uniax-
ial bending along x2, (b) biaxial bending
with respect to the x1 and x2, and (c)
torsion with respect to x1. (x1; x2; x3) is
the Cartesian coordinate system and R
is the radius of curvature.
TABLE I. Young’s modulus and Poisson’s ratio of some materials of interest.
Material E-Modulus (GPa) Poisson’s ratio 
Sih110i/(001)
75,76 168.9 0.064
Si<100>/(001)
75,76 130.2 0.279
a-Si77 1366 9 …
a-Si:H (10% H)78 150 0.2
a-Si:H (15% H)78 130 0.2
a-Si:H (20% H)78 110 0.2
nc-Si:H (SiH4 4sccm/10sccm) 25–45/55–70 …
Poly-Si76,79 1586 10 0.226 0.01
Epoxy Epotek 301-280 3.666 0.04 0.358
Polyimide Kapton81 5.37 0.320
PEN221 5–6 0.3–0.4
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conforming them to a cylinder and then applying a uniform
load, as shown in Fig. 5(a). The induced uniaxial stress in
such samples, obtained by applying the load (stretching force
q and bending moment M) to all layers, as shown in Figs.
5(b) and 5(c), is given by
jr11j ¼ E  x3  eð Þ  1
R
; (4)
where e defines the position of the neutral plane. For an m-
layer composite structure, e can be determined as104
e ¼
Xm
k¼1 Ekhk hk þ 2
Xk1
n¼0 hn
h i
2
Xm
k¼1 Ekhk
: (5)
For a single layer, Eq. (4) reduces to Eq. (2), and the
neutral surface coincides with the middle surface. The ana-
lytical expression of strain can be obtained from Eqs. (4)
and (5), by considering the Hooke’s law.45,46,68,105 The
mechanical deformation of multilayered systems with
adhesives (Fig. 5(c)) can be obtained using the theory of
lap-joints.106–108 It can be noticed that Eq. (4) considers
only the effect of M, and the effect of q is ignored. The
uniaxial stress at the top of an assembly comprising a
20 lm UTC on 50 lm Kapton foil and conforming to a cyl-
inder of R¼ 10mm in these samples has been reported to
be jr11jh110iﬃ 212MPa and jr11jh100iﬃ 173MPa. The
values of E are summarized in Table I. The bending inves-
tigations on UTCs (h¼ 20 lm) with CMOS circuitry encap-
sulated in a polyimide foil show that 347MPa uniaxial
stress is induced in the chip, for a minimum bending radius
R¼ 5mm.109 Likewise, a three-layer system (composed of
20 lm UTC, 10 lm epoxy glue, and 50 lm Kapton foil)
bent on a cylinder of R¼ 10mm experiences uniaxial stress
between [200 and 260] MPa, at the top of the chip, for
applied M and variable jqj  [0, 1] MPa mm.88 The break-
ing tests performed on UTCs with CMOS circuitry adhe-
sively attached to thin substrates reveal 60% samples
breaking at R¼ 6mm.110
B. Biaxial bending of UTCs
UTCs also experience spherical deformations when
bending moments are applied to both in-plane axes x1 and x2
[Fig. 3(b)] or by a hydrostatic pressure applied on the entire
surface. Biaxial flexural tests on plates, which have been
used to evaluate the strength of ceramics for more than 40
years in various configurations such as ball-on-ring,111,112
uniform pressure,113 ring-on-ring,114 or piston-on-three-
balls,115 have been adapted to investigate the biaxial strain
effects in UTCs.116,117,150 Properties such as phonon or elec-
tronic deformation potentials118,119 are measured through
these tests to find the fracture strength96,120–122 or to investi-
gate the 2D strain effects on the electrical behavior of
FIG. 4. Classical flexural tests: (a)
three-point bending (3PB) and (b) four
point bending (4PB). F is the applied
uniform distributed force. The neutral
surface coincides with the middle
plane of the plate and is shown in red.
FIG. 5. Schematic representation of
the bending of (a) ultra-thin chip in/on
foil; (b) ultra-thin multilayered assem-
bly case of chip-in-foil; and (c) ultra-
thin assembly of chip adhesively
attached to foil.
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MOSFETs.123,124 In the case of thin samples, the fracture
strength is influenced by the roughness and morphology of
the surface,125 which in turn are affected by the surface
defects introduced through backside grinding, polishing,
chemical etching, and edge defects caused by wafer sawing
or dicing. In terms of mechanical analysis, the spherical
deformation of plates and shells is more complex than the
cylindrical or uniaxial deformations. For small deflections,
these stresses are expressed analytically,68,69 and for large
deflections (larger than the thickness of the Si-plate), they
are usually determined by non-linear FEM calculations.120
Some examples are presented below.
When a hydrostatic pressure p is applied to a thin Si-
wafer (e.g., thickness hﬃ 280 lm) [Fig. 6(a)], the induced
stress can be expressed as a function of the pressure and
radius of curvature R as69,119,126
jrbiaxj ¼ R : p
h
: (6)
The pressure results in spherical deformation of UTCs. The
experimental and 3D FEM simulations for UTCs with thick-
nesses of 15, 25, and 50 lm and an area of (10 10) mm2
indicate that the induced biaxial stresses are evenly present
in the central area of the chip and they increase towards the
edge.117 These studies also indicate that even if the single-
crystal Si is anisotropic, its biaxial elastic modulus
E
1
 ﬃ 180.5GPa (Ref. 127) is invariant for the (001)-Si
crystal plane.128 Spherical deformation using pressure used
in the case of islands of a:Si (100 nm grown on top of
400 nm Si3N4) circuits fabricated on 50 lm thin Kapton
foil129,130 shows 5% average biaxial strain for every stera-
dian spherical deformation (subtending 66).
The ball-on-ring test has also been used to investigate
the fracture strength of spherically deformed UTCs.67 In
the ball-on-ring method, cylindrical deformation is
achieved with a force F, applied in the center of the sample
with a conical steel punch head of diameter a, as shown in
Fig. 6(b).96,131 The biaxial stress is observed at the central
area of the wafer within a concentric circle of diameter d,
where the induced radial stress equals the azimuthal (tan-
gential) stress. With this bending method, an applied dis-
placement of 0.9mm induces 0.037% uniform biaxial
strain in the center region of 100mm wafers.124 The stress
variation obtained by FEM simulations124 and the maxi-
mum stress is calculated as96,131
jrmaxbiaxj ¼
3jFj 1þ ð Þ
4ph2
 1þ 2lnD
d
þ 1 
1þ  
2D2  d2
4R2
 	
;
(7)
where d in turn can be expressed as a function of the thick-
ness h and diameter a.96,118,131,132
C. Torsional deformation of ultra-thin Si-chips
The shear stress analysis in UTCs is also important for
investigating their torsional fracture strength. A very few
publications have reported the investigation of flexible lay-
ered Si-structures subjected to torque.133 Most of these
investigations have been carried out by twisting bulk Si-
strips around one axis (e.g., h110i or h100i) with test setup
called torsional bridge.134 The torsional stiffness of bulk Si
has been investigated since 1996 (Refs. 135 and 136) and
torsional tests have been used to determine the shear-mod-
uli137 and failure criteria.138 The maximum shear stress
induced by a torsional moment at the surface of UTC
depends on the applied moment, thickness, and the shear
coefficients of the material UTC is made of. The rotational
angle can also be calculated as a function of applied
moment.134 Both the analytical results and the FEM simula-
tion have been shown to have homogeneous shear stress
induced at the surface with edges, thus offering an excep-
tion where the shear stress decreases rapidly. The shear
stress analysis in UTCs can be described by the beam’s the-
ory based on small deformation assumption.68 The mechan-
ical analysis of UTCs subjected to torque can be explained
with Karman’s plate theory69 of large deflections. Since the
deformation of such thin systems is accompanied by large
rotational angles, the stress analysis often requires 3D FEM
simulations. One of the few publications that deal with the
torsional deformation of thin multilayer polymer systems
used as substrates in flexible electronics is the study by Lee
and Liu.133 Their results indicate that a sample having
larger Young’s modulus is easier to twist along the twisting
direction than along the transverse direction and that the
rectangular samples are easier to deform than the square
ones.
IV. ELECTRICAL BEHAVIOR OF STRESSED SILICON
AND CMOS TRANSISTORS
The effects of uniaxial, biaxial, and shear stress on the
electrical behavior of strained Si-resistors and MOSFETs are
further summarized in this section. The physical mechanisms
by which various types of stress change the electron trans-
port in Si are also highlighted.
A. Stress effects in bulk Si
Stresses change the electrical resistance of Si by signifi-
cantly changing its resistivity even for small variation in
geometry,139 which is also termed as piezoresistivity.140 As
Si is anisotropic, the variation in its conducting proper-
ties141,142 as a result of stress can be expressed as
FIG. 6. Schematic representation of two classical biaxial bending tests used
in the case of thin samples: (a) hydrostatic pressure; and (b) ball-on-ring.
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drij
r
¼ dqij
q
¼ Pijkl  rkl þPijklmn  rkl  rmn
þ    ; 8ð Þ i; j; k; l; m; n ¼ 1; 2; 3f g; (8)
where r and q are the resistance and resistivity without
stress, rkl and rmn are the components of stress tensor [Eq.
(1)], and Pijkl and Pijklmn are the first- and second-order pie-
zoresistive coefficients. The cubic symmetry of Si results in
a simplified piezoresistive tensor,143 which can be evaluated
for different Si-surface orientations and for uniaxial and
biaxial stress. For the (001) Si-surface (which is prevalent in
the microelectronics industry) and in-plane uniaxial stress,
the 1st order piezoresistive tensor reduces to three indepen-
dent piezoresistive coefficients (P 001ð Þ11 ; P
001ð Þ
12 ;P
001ð Þ
44 )
144,145
and the 2nd order piezoresistive tensor reduces to nine.146,147
For low stresses (500MPa), the higher-order terms are usu-
ally neglected.P 001ð Þ11 (jhuj ¼ 0) andP 001ð Þ12 (jhuj ¼ 90)
are the longitudinal and transverse piezoresistive coefficients.
The angle h indicates the current flow direction and the angle
u the stress application direction, as sketched in Fig. 6. These
coefficients are determined from measurements along h100i-
Si fundamental axes, which is also the principal stress axes
(no shear stresses act along these directions). P 001ð Þ44 is the
shear coefficient determined from h110i measurements as the
uniaxial stress along these axes consists of both hydrostatic
and shear components. The axes [110] and [110] are parallel
and perpendicular to the primary wafer flat and correspond to
the orientation of most resistors and transistors in ICs. A gen-
eral relationship for the (001) Si-plane P(001) (P 001ð Þ11 ; P
001ð Þ
12 ;
P 001ð Þ44 , h, u) is
39
P 001ð Þ ¼ P 001ð Þ11  cos2h  cos2uþ sin2h  sin2u
 
þP 001ð Þ12  cos2h  sin2uþ sin2h  cos2u
 
þ 2 P 001ð Þ44  sin h  cos h  sinu  cosu: (9)
Typical values of piezoresistive coefficients, obtained exper-
imentally for uniaxial stresses up to 174MPa, are given in
Tables II and III.144,147 The piezoresistance coefficients
depend on the impurity type and concentration. In conven-
tional layout (Manhattan style), most transistors are built for
h¼ 45. In that case, Eq. (9) becomes
P 001ð Þ 45;uð Þ ¼ P
001ð Þ
11 þP 001ð Þ12
2
þP 001ð Þ44  sinu  cosu:
(10)
Sometimes, the longitudinal P 001ð ÞL and transverse P
001ð Þ
T
coefficients are used instead of the fundamental piezoresist-
ance coefficients. These are
P 001ð ÞL ¼ P 001ð Þ 45; 45=225ð Þ ¼
P 001ð ÞS þP 001ð Þ44
2
; (11)
P 001ð ÞT ¼ P 001ð Þ 45;45=135=315ð Þ ¼
P 001ð ÞS P 001ð Þ44
2
;
(12)
where P 001ð ÞS ¼ P 001ð Þ11 þP 001ð Þ12 . The piezoresistance coeffi-
cients for other Si-planes and crystallographic directions can
be calculated by applying tensor rotation from the reference
to the target Cartesian coordinate systems.132,141 For the
(111)-Si plane, which is another common type of wafer used
in IC fabrication, the uniaxial piezoresistive coefficients, for
lightly doped n-type Si, with respect to the ([110], [112],
[111]) axes are B (B1, B2, B3)¼ (312, 297, 61)
(1012 Pa1).27 The corresponding values for p-type Si are
(718, 228, 448) (1012 Pa1). In an n-type material, B1
and B2 are the largest coefficients whereas B3 is quite small.
On the other hand, in the case of a p-type material B1 and B3
have the largest values.
In the biaxial case, the stress is in-plane and symmetric
r11¼r22 and r33¼ 0. The biaxial piezoresistive coefficient
of Si is PB¼PLþPT.123 The resistors and MOSFETs have
been extensively studied to determine the variation of mobil-
ity of electrons and holes with biaxial stress and to analyze
the electronic band structure of biaxially strained-Si.148,149
These studies show that the electron mobility increases with
tensile biaxial strain and decreases with compressive strain.
The hole mobility increases with both tensile and compres-
sive biaxial strain and is more pronounced in the case of
compressive strain.123,148 These observations do not depend
on the channel direction. The value of the shear piezocoeffi-
cient (P66) in biaxially strained (001) p-type Si has been
shown to increase for compressive biaxial strain and
decrease in the case of a tensile strain.149 These observations
are not always independent of dopant densities. For example,
in the case of biaxial tensile strain, the decrease in the shear
piezoresistive coefficient is more pronounced for low dopant
densities, while for densities around 1020 cm3, it remains
unaffected. Further, the value of shear piezoresistive coeffi-
cients varies linearly with the compressive biaxial strain but
is highly nonlinear in the case of tensile strain.17 The value
of the shear piezoresistive coefficients also varies with tem-
perature150-decreasing linearly and monotonically with the
increase in temperature from 150 C to þ125 C. The
TABLE II. Piezoresistive coefficients values (1012Pa1) for n-type Si of
different doping concentrations (cm3), measured at 300K.
Piezoresistive coefficient
n-type Si
6 1014 4 1016 1 1017 2 1018
P11 1022 840 770 650
P12 534 430 390 330
P44 136 200 140 120
TABLE III. Piezoresistive coefficients values (1012Pa1) for p-type Si of
different doping concentrations (cm3), measured at 300K.
Piezoresistive coefficient
p-type Si
6 1014 4 1016 1 1017 2 1018
P11 66 0.0 60 40
P12 11 20 10 30
P44 1381 1190 1120 970
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coefficient value can also change sign for low temperature
and low doping as the strain is increased. This means that it
may be possible to adjust the temperature dependence for
strained-Si with specific doping and biaxial strain. The biax-
ial elastic modulus of Si often used in such investigations is
B001ﬃ 181 GPa.151
The effects of strain are also reflected through change in
the positions of atoms, bond lengths, and the angles between
the bonds.143 For example, the high cubic symmetry (Oh
group) of the Si crystal is lowered with strain, which changes
the energy band structure.152 The effect of changes in the
energy band structure on electronics is reflected through var-
iation in the effective mass and hence the mobility, as
explained below. The band structure of crystalline Si in the
first Brillouin zone consists of six ellipsoidal degenerate
energy valleys [Fig. 7(a)], which are also reflected through
the cubic symmetry of Si. The ellipsoidal shape of the val-
leys can be characterized by two effective masses:153 trans-
verse mt¼ 0.19m0 and longitudinal ml¼ 0.91m0, where
m0¼ 9.11 1031kg (511 keV) is the free electron rest
mass. The electron conductivity effective mass of Si is pro-
portional to the inverse of the sum over the effective masses
in the different minima along the equivalent directions and is
expressed as
m	 ¼ 3
1
ml
þ 1
mt
þ 1
mt
¼ 0:26  m0: (13)
The applied strain lifts the original symmetry determined by
band degeneracies and this leads to band warping154 and
changes the transport properties. The carrier mobility
(l¼ qm	  s) also changes with resulting variations in the
effective mass (m*) and the scattering rate (1/s) of phonons
and impurities.143 In the case of n-type Si, the stress-induced
band splitting causes the electrons to locate in the low-
energy valleys. As an example, the biaxial stress splits the
conduction-band minimum, as shown in Figs. 7(a)–7(c).
This consists of six equivalent D6 valleys in the unstrained
state, four in-plane D4 valleys and two out-of-plane D2 val-
leys.148 On the other hand, in p-type Si the heavy-hole (HH)
and light-hole (LH) valence bands minima are degenerated
at the C point in the absence of stress as shown in Fig. 7(d).
The tensile or compressive biaxial strain warps them signifi-
cantly, with valence bands becoming highly anisotropic as
shown in Fig. 7(e).123,155,156 Such effects change the conduc-
tivity and resistivity (q) of Si, which is related to the concen-
tration of electrons (n) and holes (p) and their mobility ln
and lp as q¼ 1/(qn.lnþ qp.lp), where q is the elementary
charge.157
B. Stress effects in MOSFETs
Various experiments on MOSFETs presented in the liter-
ature indicate that the mobility of charge carriers can vary
with various stresses (tensile and compressive), as also
explained previously in Section III. These variations can be
directional as well as carrier type dependent. Generally, the
channel direction differs from the stress direction. In a con-
ventional layout, the MOSFETs are realized on the standard
(001)-Si surface with current J flowing along h110i (Fig. 8).
However, devices oriented along the principal Si high-
symmetry axes h100i or processed on other Si-surfaces such
as (110) and (111) are also often encountered. Therefore, the
piezoresistive coefficient tensor should be evaluated sepa-
rately from the channel mobility variation with stress.
Unlike bulk-Si, two aspects are specific to shear piezore-
sistive coefficients of the MOSFETs: First, in addition to the
scattering on phonons and impurities, the carriers also experi-
ence Coulomb scattering at the oxide-Si interface.158 As a
result, their surface mobility at room temperature is much
lower than bulk Si (e.g., ln 670 cm2/V s versus 1400 cm2/
V s for the bulk and lp 250 cm2/V s versus 450 cm2/V s
for the bulk).159,160 The scattering takes place on the charges
trapped at the interface and on the interface roughness.143
Second, the applied vertical electric field creates a potential
FIG. 7. Si conduction and valence
bands as a function of biaxial strain.
(a) The six Si conduction band valleys
along three different directions are
equally populated without strain; (b)
schematics of bulk Si under biaxial
tensile strain; (c) under tensile strain,
the valleys are split into two groups.
Electrons tend to populate the lower
D2 valleys than the higher D4 valley;
(d) and (e) show the three-top valence
band near the C point for the strain-
free and 1.5% biaxial tensile-strained
Si, respectively. Reprinted with per-
mission from Yu et al., Phys. Rev. B
78(24), 245204 (2008). Copyright
2008 American Physical Society.
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well which confines the carriers in the out-of-plane direction,
quantizing the energy levels and changing the effective mass
in the out-of-plane direction. The degeneracy between in-
plane and out-of-plane valleys is removed. In n-type
MOSFETs, the conduction band valleys shift and split the
minimum into sub-bands D2 and D4.
161 Thus, even in the
absence of strain, the energy levels are non-degenerate. The
energy difference between the D2 and D4 sub-bands varies
with the intensity of the transverse effective field. For exam-
ple, an effective gate field of 1 MV/cm induces an energy dif-
ference DE0¼12meV, at T¼ 300K, for an inversion
electron density of 1013 cm2.143 The confinement field in the
p-type MOSFETs shifts the degeneracy of valence band HH
and LH sub-bands. A higher split can lead to lower interband
scattering. In the case of (001)/h110i, the 1 MV/cm surface
field causes a splitting of 25meV, at T¼ 300K.162 For
(110)/h110i, the same field splits more the HH and LH sub-
bands and causes a lower inter-band scattering, thus resulting
in a higher hole’s mobility than (001)/h110i Si.
In the presence of stresses, the band splitting is due to the
cumulative effect of both confinement-induced and strain-
induced band splitting. The strain alters the electrical charac-
teristics of MOSFETs by changing the drain current ID
through the effective carriers mobility leff.
163 This is the spa-
tial average of the mobility profile in the inversion layer,
which can be modeled by the universal mobility curve.161 The
sensitivity of ID to stress is reported to have been caused pri-
marily by the strain-induced changes of mobility.164,165 If the
stress-induced threshold voltage variation is low, the ID varia-
tion because of stresses is governed by variations in leff. Like
Eq. (8), the change in drain current can be expressed as
DID
ID
¼ Dlef f
lef f
¼ Pijkl  rkl þ    ;
8ð Þ i; j; k; l; m; n ¼ 1; 2; 3f g: (14)
For the low stress values (<500MPa), the piezoresistive
coefficients are determined by variations of ID with stress in
the linear or saturation regions of transistor characteristics.
The piezoresistive coefficients can be calculated from the
slope of mobility variation with respect to stress. These are
significantly smaller in UTCs than their bulk counterparts,
with values depending on the actual doping density and
applied gate voltage. The piezoresistive coefficients also
have some dependence on the channel length of MOSFETs.
The source-drain parasitic resistances to the drain current
also contribute to such variations.166 For high stresses, the
linear response piezo-model fails and the 2nd order terms
must be considered. For (001) surface orientation and uniax-
ial stress, the piezoresistive coefficients are determined from
uniaxial stress measurements in three cases: (a) longitudinal
(stress k drain current ID k h110i); (b) transverse (stress ?
(ID kh110i)); and (c) diagonal (/(ID, [110])¼ h¼ 45) while
stress is applied longitudinal and transversal to the
channel.167,168
For n-type MOSFETs, the experimental results show
that 100MPa uniaxial tensile stress applied along h110i
leads to 5% increase in the electrons leff in the longitudinal
case and only 2% in the transverse case.39 A few values of
the piezoresistive coefficients are given below in Table III.
For p-type MOSFETs, the hole mobility depends on the Si
surface and channel orientation. The (001)/h110i MOSFETs
show an inferior surface hole mobility than the (110)/h110i
MOSFETs.155 This is due to a higher surface roughness scat-
tering rate in (001)/h110i p-type MOSFETs than in (110)/
h110i p-type MOSFETs. The confinement field shifts the
degeneracy of the HH and LH sub-bands. For example, a
field of 1 MV/cm in a (001)/h110i p-type MOSFET, at
T¼ 300K, induces a splitting between the HH and LH sub-
bands as large as 25meV.162 A tensile uniaxial stress of
100MPa applied along the [110] direction causes an
increase of 4.5% of the hole’s mobility leff in the trans-
verse case and a decrease of  6% in the longitudinal
case.39,166 The absolute values of the piezoresistive coeffi-
cients P 001ð Þ11 and P
001ð Þ
12 of bulk MOSFETs are lower than
bulk Si (Table III). However, the values of P 001ð Þ44 are simi-
lar. The differences arise from the presence of the confine-
ment field in MOSFETs. In the case of the (111) Si-plane,
the maximum mobility variation is obtained for the longitu-
dinal case and the mobility variation is minimized when in
the transverse case.
The studies related to the impact of stress on threshold
voltage (VTH) of nanoscale strained-Si and SiGe MOSFETs
reveal that VTH decreases with increasing strain in the Si thin
film. The VTH roll-off affects the device characteristics and
performance. The analyses of VTH shift for uniaxial and biax-
ial stressed Si NMOS transistors with the h110i channel
direction on (001) wafers show a significantly larger linear
shift of the VTH (four times larger) for biaxial stress com-
pared to the uniaxial case. This large variation in the biaxial
case results from the stress-induced change in the Si electron
affinity and bandgap.
The piezoresistive behavior of MOSFETs with similar
configurations, under the same environmental conditions and
in the presence of the same applied stress type and
FIG. 8. Common current flow (J) direction on (001) Si-plane. r is the uniax-
ial stress. The angle h indicates the current flow direction and the angle u
the stress application direction, from the principal Si-axis.100
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magnitude, is expected to be similar for devices on bulk Si
and on UTCs. The difference between them arises from the
mechanical stiffness (see Sec. III) related to the stress magni-
tude induced by a certain bending radius R. In this respect,
UTCs in/on foils with different CMOS technologies have
been reported to investigate the effects of piezoresistive
behavior of MOSFETs. For example, short-channel single-
crystal-Si MOSFETs in a 0.8 lm CMOS process with 20 lm
thickness on a 50 lm thick Kapton foil substrate have been
studied by bending on cylinders of radii of curvature down
to 10mm.88 Smaller radii of curvature (R¼ 5mm) have also
been reported with mono-crystalline NMOS and P-type Meal
Oxide Semiconductor (PMOS) transistors on 20 lm thick
UTCs in a 0.35 lm CMOS process embedded into a polyi-
mide foil, corresponding to a uniaxial stress r22ﬃ 347
MPa.109 Further enhancement in the minimum of radii of
curvature (R  [1.6, 70] mm) is achieved in a-Si:H thin-film
transistors (TFTs) fabricated on 25 lm thick Kapton foil.169
V. COMPACT MODELING OF STRESS EFFECTS IN
CMOS DEVICES
As explained earlier, the stress leads to changes in semi-
conductor material properties such as change in band struc-
ture, effective mass, and electron affinity. From device
viewpoint, all this is reflected in the changed mobility
and threshold voltage, which eventually affect the device
performance parameters such as drain current and transcon-
ductance. For an effective use of UTCs, an accurate and
high-speed simulation of circuits based on a thin substrate is
required. Currently, the simulation of the bending stress
effects in ultra-thin devices is performed analytically using
formulations available for understanding the analog opera-
tions. These effects are considered in conventional simula-
tors for the planar architecture. Furthermore, due to the
inherently slow simulation in the models based on numerical
techniques, they are less desirable for ultra-thin devices. The
performance indicators like accuracy, speed, and reliability
are strongly connected to the compact models that are used
to describe the device behavior, as also explained in Sec. I.
This illustrates the importance of an accurate and efficient
compact model for ultra-thin CMOS chips, which considers
some of the stress/strain related variations discussed in Secs.
III and IV. This section reviews the state-of-the-arts in
this area.
A. Layout-dependent stress effects modelling
During the process of transistor isolation, it is a standard
practice to make a shallow trench by etching the wafer and
filling it with silicon oxide to isolate the active areas of
MOSFET devices. This process exerts mechanical force,
which is a compressive stress applied near to the diffusion
areas. This stress is commonly referred to as the shallow
trench isolation (STI) stress and termed as the Length of
Oxide Diffusion (LOD) effect. Figure 9(a) shows the typical
MOSFET layout surrounded by shallow trench isolation.
SA and SB are the distances between trench isolation edges
to Gate-polySi from the two ends. The LOD is expressed
as LOD¼ SAþ SBþ L. Figure 9(b) shows the stress
distribution along the channel of MOSFET devices induced
by the trench isolation. It can be noted that the stress of the
central region increases dramatically with shrinking of the
LOD.170 The charge carrier mobility of the device is influ-
enced through the band structure modification, as explained
in Sec. IV. Furthermore, the doping profile variation results
in Vth dependence of the stress effect. Both effects follow the
same 1/LOD trend but have different L and W scaling influ-
ence. This underlined the importance of modifying some
parameters in the BSIM model to implement the phenome-
nological model.
To model the mechanical stress effects impacting
MOSFET electrical behavior, Bianchi et al.171 presented a
model which accounts for the mobility variations and experi-
mentally evidenced with complex MOSFET geometries.
This model proves to be an efficient way to include mechani-
cal stress effects into standard simulation models. In this
work, the STI induced mechanical stress has been shown to
be the dominant mechanism for stress variation in the chan-
nel, which modulates the charge carrier mobility as a func-
tion of MOSFET geometry.
Another compact and scalable model about the STI
induced mechanical stress effect on MOS electrical perfor-
mance is given in Ref. 172. This model includes the influ-
ence of STI stress on the mobility, saturation velocity,
threshold voltage, and other important second-order effects
and therefore it could simulate the layout-dependence of
MOS performance with greater accuracy and efficiency. The
model has been verified with different technologies, different
FIG. 9. (a) Illustration of MOSFET device geometry using a STI scheme. (b)
Stress distribution within the MOSFET channel. Reproduced from Xi et al.,
Technical Report No. 94720 (University of California, Berkley, 2003).
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dimensions, and various layouts of MOS devices. Based on
the model, new effective SA/SB formulas have been derived
to improve the simulation efficiency and have also been veri-
fied by data from various layouts.
An analytical model to estimate the delay in the pres-
ence of process-induced mechanical stress in stacked transis-
tors based inverters and logic gates has been reported by
Alam et al.173 Derived using a modified alpha-power law,
this model considers the channel length modulation effect.
The methodology to incorporate the impact of process-
induced mechanical stress effects in the derived delay model
has also been presented. The incorporation of stress effects
in this model enables estimating the layout-dependent effects
of process-induced mechanical stress. The model has also
been compared with Technology Computer Aided Design
(TCAD) calibrated HSPICE simulation setup using 45-nm
Predictive Technology Model. The model derives a stress-
aware delay model which is usable in the method of logical
blocks like inverter and NAND/NOR gates.
B. Bending stress effect modelling
Several device modeling groups are dealing with the
compact modelling of bulk MOSFET and advanced technol-
ogies such as double-gate (DG) MOSFET,174 graphene FET
transistors,175 MoS2FET,
176 and CNTFET (Carbon
NanoTube FET),177 for analog and mixed circuits. The major
goal is to bring simple solutions, which are numerically effi-
cient and are close to device physics. These compact models
also extensively explore the capabilities of Verilog-A and
VHDL-AMS. However, only very few works have included
the effect of stress in MOSFETs.39,178
In 2011, the authors reported a method to simulate the
effect of uniaxial stress on MOSFETs.39 To calculate the
coefficients for arbitrary directions of current and stress in
the (001) silicon (Si) plane, the model implemented a general
relation with the fundamental piezoresistive coefficients.
This method can perform static and dynamic simulations in
linear and saturation regions. It is simulator-independent and
does not depend on the source of uniaxial stress. The model
is adaptable to other bulk CMOS nodes as well as technolo-
gies such as Si-on-insulator (SOI).
The MOSFET device aging has also been studied and
implemented with SPICE circuit simulation.179 For circuit
simulation, the age-related degradation has been imple-
mented as stress and associated key MOSFET parameters
such as threshold voltage and mobility. The model operates
with an optimization loop and starts the sequence with an
initial set of parameters in Synopsys HSPICE as an external
circuit simulator. It extracts device characteristic parameters
including threshold voltage and drain current in the satura-
tion and linear region. Subsequently, with an error function,
the measured and simulated values have been compared to
adjust the parameters and reach the minimum value of the
error function. A compact model which demonstrates the
simulations involving elastic deformation of a thin Si chip
on a spherical holder is presented in Ref. 117. In this work,
the simulation starts with a shell model which is validated
through a convergence study and comparison with a 3D
model. Following this, the influence of the anisotropic elastic
behavior (single crystal) is considered in a bulge test condi-
tion and it was noted that isotropic and anisotropic Si simula-
tion gave similar deformations. At the end, the spherical
forming is accomplished with a shell model and an aniso-
tropic law.
A deterministic compact model developed by Alagi
et al. to investigate the parametric instability in elementary
devices addresses the device instability, which can be traced
back to microscopic reactions obeying the reversible first-
order kinetics.180 The model can describe the response to dif-
ferent periodic stimulus waveforms and is suitable for imple-
mentation in commercial electronic circuit simulators (Eldo
UDRM). This methodology has been applied to model the
negative-bias-temperature threshold voltage instability of a
p-channel MOSFET. The comparator circuit simulated in
this paper for threshold voltage recovery is crucial for circuit
design.
A methodology to include parametric shifts induced by
mechanical stress from wafer level chip scale package
(WLCSP) in an analog circuit simulation flow is given in
Ref. 181. Considering that the bending stress is homoge-
neous with packaging induced mechanical stress, their meth-
odology enables analog system designers to identify circuit
blocks with unacceptable sensitivity to WLCSP stress and
provides a quantitative route for optimizing system floorplan
and/or circuit layout. This is exemplified with an on-chip
oscillator circuit suffering from an increased spread and
yield loss caused by WLCSP stress variability. This issue
has been resolved using a simulation flow which tuned using
high-resolution experimental variability data measured on
dedicated test chips. The method could be potentially useful
for large area flexible electronics also.
Another interesting dimension of mechanical stress is its
influence of the thermal behavior of devices. In this regard,
the nonlinear model order reduction method is useful as it
constructs the one-port dynamic compact models of nonlin-
ear heat diffusion in UTC stacking technology.182 The
method leads to models of small state-space dimensions and
allows accurate reconstruction of the time evolution of tem-
perature field due to an arbitrary power waveform of practi-
cal interest. This model has not been investigated for
MOSFETs, but it helps us gather the information about the
thermal behavior of UTCs.
Recently, Ojha et al.183 presented a physics-based com-
pact model for longitudinal and transverse stress profile in
the channel of an uniaxially strained bulk MOS transistor.
The model predicts the stress profile for linear stress (rL),
linear thickness (tL), gate length (LG), and gate height (hG).
The modeled stress profile is used to calculate the average
stress and respective threshold voltage shift (DVth
[Vth(rL 6¼ 0)Vth(rL
 0)]) for different (hG). The final strain
induced Vth model has only three fitting parameters and
includes both the transverse stress component (ST, the stress
component perpendicular to the direction of carrier flow) and
the longitudinal stress component (SL, the stress component
in the direction of carrier flow). Finally, the accuracy of the
reported model has been verified by comparing it with the
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measured data obtained from devices fabricated using a
28 nm CMOS technology.
Various bending induced effects described in Secs. III
and IV can be used to develop a mathematical relation to
describe the device model of the MOS transistor as
IDstress ¼ ID0 1þPID  rIDð Þ; (15)
Vthstress ¼ Vth0 1þPVth  rVthð Þ; (16)
where IDstress and Vthstress are the new effective drain current
and threshold voltage parameters including bending stress.
ID0 and Vth0 are the original drain-current and threshold-
voltage of the transistor without stress, respectively. The pie-
zoresistive coefficients proportional to the drain-current and
threshold voltage are reflected by PID and PVth . rID and rVth
are the bending stress proportional to drain-current and
threshold-voltage, respectively. The authors reported the
implementation of Eqs. (15) and (16) using a language
description in the Cadence environment to predict the value
and orientation of the bending stress and describe the behav-
ior of the transistor.184 Based on the three parameters
(including drain-current, threshold-voltage, and orientation
of the integrated transistor, which vary under the bending
stress), a Verilog-A compact model was presented for
MOSFETs developed in the standard CMOS technology.
Figure 9(a) illustrates the CAD-based simulation flow by
authors.184 It involves different abstract levels for both pla-
nar and bent MOSFETs. The labels A, B, C, etc., identify the
blocks at various levels of simulation. From this model, one
can note that there are significant performance advantages in
process-induced uniaxial stressed n-MOSFET, exhibiting a
smaller drain-current variation and threshold voltage shift by
monitoring the bending stress and changing the supply volt-
age. The efficiency of this model was demonstrated recently
with experimental results on 20 lm thick UTCs having devi-
ces and circuit realized in a standard CMOS technology.185
The measured and simulated transfer and output characteris-
tic curves of NMOS and PMOS 0.35 lm transistors on a lin-
ear scale under planar, tensile, and compressive bending
conditions are shown in Figs. 10(b)–10(c). The maximum
observed percentage difference in drain-current during bend-
ing for NMOS was found to be 5.9%, while the percentage
difference of simulated results was 4.4%. For PMOS, it was
found to be 2.4%, while the simulated difference was
2.17%. These results proved >95% accuracy of the proposed
model to predict the effect of the bending stress on the
devices.
VI. CIRCUIT-LEVEL STRESS EFFECTS
System is more than sum of its parts. In this regard, it is
possible that the bending related effects observed in devices
may or may not add up at the circuit level. Therefore, taking
the discussion forward from devices to circuits, in this sec-
tion we discuss the works where circuit level bending effects
have been studied. We also use some of these circuits to
establish the efficacy of Eqs. (15) and (16), which have been
proposed to describe the stress induced changes in device
response. These results open new avenues to predict the
device behavior under various bending conditions and to
explore the ways to compensate the bending effect or to take
advantage of bending related changes extract more from the
overall structure. For example, knowing the responses of
FIG. 10. CAD-based simulation flow to study electrical device characteristics of the bendable CMOS integrated circuit. Reprinted with permission from
Heidari et al., in IEEE International Symposium on Circuits and Systems (ISCAS) (2016), pp. 1358–1361. Copyright 2016 IEEE. Measured (symbols) and sim-
ulated (lines) transfer and output characteristic curves of NMOS and PMOS transistors on a linear scale under planar, tensile, and compressive bending condi-
tions. (b) NMOS 0.35 lm transistor: Output characteristic (ID-VD) and transfer characteristics (ID-VG). (c) PMOS 0.35 lm transistor: output characteristic
(ID-VD) and transfer characteristics (ID-VG). Reprinted with permission from Vilouras et al., IEEE Trans. Electron Devices 64(5), 2038–2046 (2017).
Copyright 2017 IEEE.
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devices spread over an area one can perform inverse calcula-
tions to predict the shape of substrates on which devices are
present. This section also presents the methods that have
been adopted to minimize or compensate the effects of bend-
ing in devices and circuits. Minimizing or mitigating the
bending effect by placing devices in a neutral plane is one
popular method that has been used in many circuits pre-
sented in this section.186–188 Some of the circuits described
in this section also use layout orientation to reduce the
stress-induced effects. The mechanics and the electronic
behaviors of various integrated circuits have been
highlighted below (Tables IV and V).
A. Circuit-level bending stress effects
1. Inverters
CMOS inverters are one of the most widely used circuits.
They operate at relatively high speed with very little power.
During bending, the inverters on UTCs show deviation from
expected response, because of the changes in responses of their
constitutive FETs, i.e., PMOS and NMOS and the underlying
physics. Some of ultra-thin CMOS inverters reported in the lit-
erature are summarized in Table VI.186,188–191 Only few of
them have investigated the effect of bending stress on the per-
formance. The performance of the thinned Si CMOS inverter
circuit by Kino et al.191 degrades under bending stress, as
shown in Fig. 11(a) with MOSFET currents and CMOS
inverter switching behaviors. It was observed [Fig. 11(b)] that
the switching threshold point, Vsp, slightly increased after
bending stress. The Vsp increases with an increase in hole
mobility or decrease in electron mobility as the bn/bp ratio
increases under these conditions. Here, bp and bn are CoxWg/Lg
and CoxWg/Lg, Cox, Wg, and Lg indicate the hole mobility, elec-
tron mobility, gate capacitance, gate width and gate length,
respectively. The increase of Vsp after bending shows that the
compressive stress increases with Vsp. Thus, local bending
stress induced stress affects the CMOS inverter, leading to the
circuit performance fluctuations in the Si chip. Another exam-
ple by Sevilla et al.189 reports thin (40lm) and flexible
(1.5 cm bending radius) Si based functional CMOS inverters
whose characteristics show reduced performance for bending
radii higher than 1.5 cm as shown in Figs. 11(c) and 11(d). A
comparison of these experimental results with the simulated
output based on the compact model presented in Sec. IVB is
shown in Figs. 11(e) and 11(f). The good agreement of simula-
tion results with the experimental characterization shows that
the model presented in this paper through Eqs. (15) and (16)
could be the starting point for analyzing device behavior under
bending conditions. The effects of circuit-level stress on
inverter performance investigated by Shahrjerdi and Bedell205
show that the electron mobility increases with tensile strain
and decreases with compressive strain. On the other hand, the
hole mobility increases with both tensile and compressive
strain but the effect is more significant for compressive strain
because the hole effective mass decreases with compressive
strain but increases with tensile strain.161,205 Since drain cur-
rent is directly proportional to carrier mobility, higher drain
current of the Si MOSFETs under strain can be attributed to
high mobility.192 Therefore, the local bending stress affects the
I–V characteristics of both MOSFETs in the inverter and so
the switching behavior of the CMOS inverter.
2. Ring oscillators (RO)
The ring oscillator (RO) is cascaded combination of
delay stages (inverters), connected in a closed loop. The ROs
are of great interest to electronic engineers because of
numerous useful application and features such as (i) oscilla-
tion at low voltage, (ii) high frequency oscillation, and (iii)
low power dissipation and many more.193 Studying the effect
of bending on 43-stage RO using a 250-nm process, Yuan
et al.194 noticed the speed enhancement under strained con-
ditions. They have studied two types of inverter cell layouts:
(i) PMOS channel is perpendicular to the NMOS channel
and (ii) PMOS channel is parallel to the NMOS channel. A
speed enhancement of 7.4% was noticed for uniaxial strain
in a direction parallel to NMOS and perpendicular to PMOS.
This is due to large current enhancement for both NMOS and
PMOS. The speed enhancement for the second type of layout
TABLE IV. Piezoresistive coefficients values of n-type MOSFETs mea-
sured along h110i (1012Pa1).
References P 001ð Þ11 P
001ð Þ
12 P
001ð Þ
44 P
001ð Þ
L P
001ð Þ
T
Dorda and Eisele222 … … … 300 200
Canali et al.223 840 340 170–200 335 190
Bradley et al.164 … … 100 450 350
Gallon et al.166 … … … 485 210
Chu et al.123 … … 170 320 150
Wacker et al.39 … … … 480 170
Mahsereci et al.168 420 260 310 495 185
TABLE V. Piezoresistive coefficients values of p-type MOSFETs measured
along h110i (1012Pa1).
References P 001ð Þ11 P
001ð Þ
12 P
001ð Þ
44 P
001ð Þ
L P
001ð Þ
T
Colman et al.145 10 238 1278 753 525
Canali et al.223 125 280 (1050)–(1150) 600 500
Bradley et al.164 … … 950 500 450
Chu et al.123 … … 1030 710 320
Wacker et al.39 … … … 620 440
Mahsereci et al.168 101 280 1060 619 440
TABLE VI. Summarized comparison of flexible CMOS Inverters.
Material
Kim
et al.188
Sevilla
et al.189
Sachid
et al.190
Hwang
et al.186
Kino
et al.191
Thickness (lm) 1.7 40 0.007 0.3 30
Lg
a (lm) 13 0.25 2 500 0.22
WN (lm) 300 0.35 3.3 40 0.22
WP (lm) 100 0.45 5.9 40 0.22
Ion/Ioff >10
5 N/A >107 105 N/A
Vsp
b (V) 2.5 0.4 4 N/A 0.9
lN (cm
2/V s) 290 132 38 400 1450
lp (cm
2/V s) 140 80 238 70 300
aLg is the gate length.
bVsp is the voltage of the switching threshold point.
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where strain is perpendicular to NMOS and parallel to PMOS
was found to be only 1.5%, as no simultaneous enhance-
ment for both NMOS and PMOS can be achieved. The
mechanical study of ROs on the extremely thin flexible Si on
insulator (ETSOI) process with a power supply voltage of
0.9V also indicates a delay of 16 ps.195 The ultra-thin body
of the Si channel in ETSOI devices allows aggressive scaling
of the channel length into sub-20 nm range without incurring
the detrimental short channel effects. Figures 12(c) and 12(d)
show the schematic illustration of RO used for a flexible Si
solar cell and a flexible 20lm thick Si, respectively.
3. Current mirrors
The current mirror is an important building block for lin-
ear integrated circuits especially amplifiers. In this circuit, the
output current depends upon the aspect ratio, mobility, and
feed current.196 There are clearly observable changes in the
output current when the current mirror fabricated on thin Si
experiences bending. This is because under the strained condi-
tion the mismatching between transistors gains prominence.
In an attempt to overcome the piezoresistive effects of bend-
ing to realize stable circuit, Hassan et al.197 investigated ultra-
thin (20lm) CMOS current mirrors made up of orthogonally
oriented transistors. The use of orthogonally configuration
demonstrates the output current change (DI2/I2) related to the
transistor’s changes of drain current (DID/ID) differences and
can be written as
DI2
I2
¼ l2  l1
l2
¼ l0 þP2  rð Þ  l0 þP1  rð Þ
l0 þP2  rð Þ
¼ P2 P1ð Þ  r; (17)
where l, r, and P are the mobility, stress, and corresponding
piezoresistive coefficients, respectively. The circuits had a
compact layout, fabricated using ChipFilm technology and
were placed near the chip edges to reduce the chip warpage.
4. Operational amplifiers
Operational amplifiers (Op-Amps) are the commonly
used components in circuit designs for amplification and
FIG. 11. (a) Layout of Si microbumps
and CMOS inverters in the thinned Si
chip, and (b) CMOS inverter character-
istic before and after bending.
Reproduced with permission from
Kino et al., Jpn. J. Appl. Phys., Part 1
52(4S), 04CB11 (2013). Copyright
2013 The Japan Society of Applied
Physics. (c) Voltage transfer curve
characteristics of flexible inverters at
different bending downward radii and
(d) upward radii. Reproduced with per-
mission from J. Appl. Phys. Lett.
108(9), 094102 (2016). Copyright
2016 AIP Publishing LLC. (e)
Simulated results (based on the devel-
oped compact model) at different
bending downward radii corresponding
to the characterizations shown in (c).
(f) Simulated results corresponding to
the characterizations shown in (d) for
different bending upward radii.
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sensor interfaces. Bendable Op-Amp design has become an
increasingly interesting subject as many flexible sensors
need them as an integrated part. Several Op-Amps, in differ-
ent semiconductor material classes, have been reported for
flexible electronics.198–201 Many of these have poor perfor-
mance in comparison to conventional Si technology. For
example, an a:Si op-amp198 as a part of a 4-b digital-
to-analog converter on a glass substrate, investigated for
threshold instability in a time varying form, shows varying
threshold voltage when Op-Amp is stressed. Another exam-
ple is the non-Si Op-Amp based on IGZO TFTs200 bent to a
radius of 5mm. The bent amplifiers show the same output
behavior as the flat. The high-performance bendable
op-amps on the polyimide substrate, realized with printed
ribbons of single-crystalline Si, have a voltage gain of 4 dB,
a unity-gain frequency of 
100 kHz, and can be bent to a
radius of 6mm, which corresponds to a strain of 0.23%.202
Another example is the low noise amplifier (LNA) circuit
realized by Kao and Chang203 in a 0.18 lm technology on a
thinned Si substrate of 90 lm. The LNA integrated with
active and passive devices on plastic forms the front-end of a
receiver. This work investigated the loss mechanisms of the
parasitic effect of inductor before and after thinning of Si to
90 lm, but the effects of bending stress on the circuit perfor-
mance were not provided.
5. Memory cells
The theoretical and physical limits of the traditional
information storage technology have driven new generation
data storage devices. To fabricate a fully functional flexible
memory and prevent unwanted effects due to leakage current
paths through adjacent cells, each memory cell must be inte-
grated with a switching component such as a transistor. The
high performance UTCs can meet flexible, fast, high- endur-
ance, and scalable memory devices. A nonvolatile resistive
random access memory (RRAM) array using a single crystal
Si transistor and a memristor on flexible substrates was
reported by Kim et al.204 The n-channel MOSFETs trans-
ferred from a Si-on-insulator (SOI) wafer were used as a
switching element of memory. A static random access mem-
ory (SRAM) cell is presented by Shahrjerdi and Bedell205 as
the integral element of system on chip (SoC) integrated cir-
cuits. In this work, bending tests were performed using circu-
lar cylinders with different radii of curvature (R) from 6.3 to
15.8mm, shown in Fig. 13(a). The transfer characteristics of
n-FET under different tensile bending conditions exhibit
slight Vth shift to smaller values (DVth¼ 35mV at
R¼ 6.3mm). In these experiments, the bending was per-
formed along the direction of the current flow in the (110)
channel direction. Adequate stress management of UTCs is
required to minimize the effect of bending stress. In this
regard, additional enhancement to diminish warpage of
UTCs has been investigated with Hybrid Systems-in-Foil
(HySiF).206 The dummy structures for the upper metal inter-
connect layer have been used to reduce the stress originating
from the final nitride/oxide passivation layer [Figs. 13(b) and
13(c)]. Additional enhancement with cancelling of bending
stress effects on MOSFET is shown in Fig. 13(d).207 The
achieved current at saturation for this particular device in
FIG. 12. (a) Image of an array of ring
oscillator; the inset on the right bottom
shows the circuit diagram. (b)
Dependence of the oscillation fre-
quency on the supply voltage (VDD);
the upper left inset shows output char-
acteristics of an oscillator evaluated
with a 10V supply (VDD); the lower
inset shows the variation in frequency
as a function of bending radius and
corresponding bending strain.
Reprinted with permission from Kim
et al., Science 320(5875), 507–511
(2008). Copyright 2008 AAAS. (c)
Schematic illustration of a flexible Si
solar cell. (d) Photographs of flexible
20 lm thick silicon. Reprinted with
permission from Shahrjerdi et al.,
Solid-State Electron. 117, 117–122
(2016). Copyright 2016 Elsevier.
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UTCs (<5 lm) was 6.2 lA/lm with an on/off ratio of 3 dec-
ades, a threshold voltage of 0.36V, and a subthreshold swing
of 145mV/dec. This indicates that the competitive metrics
and the data for different bending radii can be improved
through optimization and more advanced infrastructure. This
type of minimization of process-induced stress for cost-
efficient means of stress management could be an interesting
future direction.
Further improvements have been reported in UTC mem-
ory cells with a simultaneous roll transfer and interconnec-
tion of Si-based flexible NAND flash memory (f-NAND)
based on a highly productive roll-to-plate anisotropic con-
ductive film (ACF) packaging [Fig. 13(e)].208 In this study,
an ultra-thin f-NAND chip is presented on an intermediate
transfer substrate by bonding the Si NAND flash on a rigid
glass and subsequently removing the handle wafer. They tes-
tified high performance specifications such as Ion/Ioff ratio
(>102 at Vread), reproducible endurance (>103 switching
cycles), and long retention (>104 s).
In another report, electromechanical reliability of UTCs,
including digital gates, was tested by the FleXTM Silicon-on-
PolymerTM process where standard full thickness SOI wafers
are transformed into flexible wafers and subsequently ultra-
thin physically flexible die.209 This work advanced the previ-
ous effort using single-crystal-Si MOSFETs in a 0.8lm
CMOS process with 20lm thickness, bending on cylinders of
radii of curvature down to 10mm,88 as shown in Fig. 13(f).
CMOS compatible metal-insulator-metal capacitors
(MIMCAPs) on a mechanically flexible Si (100) fabric with
25lm thickness have been reported by Rojas et al. as key
components of dynamic random access memory (DRAM).210
The bending stress effects reported in this work indicate the
mechanical robustness (minimum bending radius of 10mm at
an applied strain of 83.33% and a nominal strain of 0.125%)
of devices and their consistent electrical behavior regardless
of the applied mechanical stress. Recently, Kim et al. demon-
strated a wearable and fully multiplexed Si nonvolatile mem-
ory array with nanocrystal floating gates.211 In this study, a
deformable charge trap floating gate memory (CTFM) based
on single-crystal Si has been fabricated under ambient condi-
tions and process compatibility with conventional CMOS fab-
rication processes. The presented system measures the heart
rates after exercise stress by interfacing with wearable Si
amplifiers and on-board electrodes and stored in CTFMs.
Accordingly, they used a pseudo-CMOS inverter composed of
four n-type MOS transistors to amplify ECG signals and sub-
sequently acquire the heart rate.
B. Circuit-level bending stress effect mitigation
The strategies to mitigate stress effects in flexible elec-
tronics or to exploit the new opportunity offered by bending
is likely to gain more importance as the flexible electronics
research makes way to the market. There have been few
attempts to minimize or compensate the effects of bending-
induced stress on devices and circuits. The three main
approaches which have been reported so far include (1)
locating or embedding the device and circuits in the neutral
plane, (2) distributed islands of rigid and stiff electronic
components on flexible and stretchable substrates, and (3)
optimal layout orientation for the circuits, possibly consider-
ing the expected bendability during use. A few examples of
these methods are discussed below.
For reliable systems able to experience multiple bending
during their lifetime, the UTCs are encapsulated between
polymeric layers, particularly at the neutral surface in order
FIG. 13. Bending stability of the flexible circuits. (a) Photograph of a flexible circuit under tensile bending tests at two different radii of curvature. Reprinted
with permission from Shahrjerdi and Bedell, Nano Lett. 13(1), 315–320 (2012). Copyright 2012 American Chemical Society. Photos of two 20lm thin chips
originating from the same wafer: (b) layout-optimized highly integrated IC exhibiting small warpage and (c) coarsely integrated chip showing large warpage.
Harendt et al., Solid-State Electron. 113, 101–108 (2015). Copyright 2015 American Chemical Society. (d) MOSFET fabricated with the device- first/release-
last approach under bending. Rojas et al., ACS Nano 8(2), 1468–1474 (2014). Copyright 2015 American Chemical Society. (e) Photograph of the highly com-
pliant ACF-packaged f flexible Si NAND flash memory wrapped on a glass rod (diameter of 7mm). The OM image of the electrode area (left) and the active
device area (right) are shown in insets. Reprinted with permission from Kim et al., Adv. Mater. 28(38), 8371–8378 (2016). Copyright 2016 John Wiley and
Sons. (f) Bending of the ultra-thin Si-chip on flexible substrate. Wacker et al., Semicond. Sci. Technol. 29(9), 095007 (2014). Copyright 2014 IOP Publishing.
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to minimize the stress induced by deformation.68,212,213 The
polymeric multilayer structures with simple circuit such as
logic gates, inverters, ring oscillators, and differential ampli-
fiers placed in the neutral surface have been reported by Kim
et al.188 to obtain flexible electronics with the minimal effect
related to compression and tension. The 3-stage ring oscilla-
tor they fabricated using the printed single crystalline Si rib-
bon on the plastic substrate for studying the bending effect is
shown in Figs. 12(a) and 12(b). They reported slight but non-
systematic variations in the parallel channel ring oscillator
on Si wafers under uniaxial strain. The speed enhancement is
insignificant due to the simultaneous strain effect on both
NMOS and PMOS. From this, it may be concluded that per-
pendicular channel ring oscillators prove to be more benefi-
cial because of their high-speed enhancement under bending.
A differential amplifier integrated by combining nine transis-
tors (a current source, a differential pair, and a current mir-
ror) to provide a voltage gain of 1.4 for a 500mV peak-to-
peak input signal shows that measured gains at various ten-
sile strains vary by less than 20%.188 In this work, the
stretchable differential amplifiers undergo tensile strain of
0% and 5%. A stable output is demonstrated with tensile
strains up to 5%. Another example of using the neutral sur-
face is reported by Hwang et al.,186 where the active layer is
encapsulated by thin polymer layers, thereby placing the
metal near the neutral mechanical plane.
The distributed islands of rigid and stiff electronic compo-
nents involve local modification of the flexible and stretchable
substrates to mechanically support devices. Wagner’s group at
Princeton initiated this approach by integrating stiff islands
of Si based devices and connecting them with compliant
metallic conductors patterned on a soft substrate.214,215 The
concept was broadened by tuning the local stiffness of a
Polydimethylsiloxane (PDMS) substrate by controlling the
cross-linking density.216,217 These elementary technologies led
to system-level integration, where macroscopic ICs (mm to cm
scale) were directly embedded in an elastomer matrix to allow
immediate commercialization.216–219 Recently, this approach
has been improved toward a stretchable electronic substrate by
employing multiple soft polymer layers patterned around sili-
con chips, which act as surrogates for conventional CMOS
electronics chips, to create a controllable stiffness gradient.220
In terms of the optimal layout configuration to mitigate
the stress and strain effects, Yuan et al.194 reported a ring
oscillator with different orientation layouts in each inverter
cell. The two types of inverter cell layouts presented in this
work include (1) the p-channel perpendicular to the n-
channel (perpendicular layout) and (2) the p-channel parallel
to the n-channel (parallel layout). The measurement results
demonstrate a 7.4% speed enhancement of the ring oscillator
with the perpendicular configuration under the uniaxial ten-
sile strain to the parallel one. Accommodating the potential
bending related changes at the design stage itself will be an
interesting future direction.
VII. CONCLUSION
A review of recent progress on studies related to stress-
induced effects in flexible electronics and their modeling
have been presented in this paper. The focus of the paper
was to analyze various stress/strain induced effects on the
performance of electronics on flexible substrates and give
new mathematical description of these bending induced
effects to advance the CAD tools for designing of the next
generation flexible electronics. The variations in the electri-
cal parameters such as mobility, threshold voltage, and the
device performance (static, dynamic) because of various
bending induced stresses have been thoroughly presented.
The effects of bending, material, mechanics, crystal axis,
and band structure of the devices on UTCs have also been
presented along with few strategies to compensate or mini-
mize the effects of bending. The changes in the device and
circuit response due to bending have been captured with
mathematical relations, and their efficacy has been demon-
strated by comparing the device output using these relations
with experimental results reported in the literature. These
results open new avenues for predicting the device behavior
under various bending conditions and to explore the ways to
compensate such effects. A few methods that have been
adopted to minimize or compensate the effects of bending in
devices and circuits have been discussed in Sec. IV. The
minimization and mitigation of the bending effect by placing
the device in the neural surface of the structure are popular
and have been used in many of the circuits reported thus far
for flexible electronics. The approach of using the neutral
plane is attractive as it allows us to use the conventional pla-
nar fabrication and design tools, without worrying about the
stress-induced effect, as the devices in neutral surfaces expe-
rience minimal or zero strain. However, this is not enough as
it is challenging to fabricate all devices in neutral plane.
Further for heterogeneous integration and 3D integration on
flexible substrates, the neutral plane may not be possible and
new methods will be needed to compensate the bending
effects. The new knowledge will open avenues for further
advances in flexible electronics. For example, with the
knowledge of the response of devices spread over an area,
one can perform inverse calculations and predict the shape
of substrates on which these devices are present. This will be
a new direction in the field of flexible electronics as the
effects of bending, which were hitherto considered chal-
lenges to be overcome through various compensation meth-
ods, could be used to extract more information from
bendable or conformable systems. Therefore, in addition to
reviewing the current state of bending related effects in flexi-
ble electronics, this review paper also lays strong foundation
for the new directions in flexible and large area electronics.
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